PAT-NO:

JP02001056723A

DOCUMENT-IDENTIFIER:

JP 2001056723 A

TITLE:

SEMICONDUCTOR INTEGRATED CIRCUIT

PUBN-DATE:

February 27, 2001

INVENTOR-INFORMATION:

NAME

COUNTRY

TOMITA, HIROYOSHI

N/A

ASSIGNEE-INFORMATION:

NAME

COUNTRY

FUJITSU LTD

N/A

APPL-NO:

JP11232720

APPL-DATE:

August 19, 1999

INT-CL (IPC): G06F001/10, G06F001/12, G11C011/407,

H03K005/135

, H03K019/0175 , H03L007/081

ABSTRACT:

PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit capable of rightly comparing phases at all the time without depending on the frequencies of clock signals by switching a delay step to be selected by a switch circuit, applying ratio information to an auxiliary circuit and performing control for matching the phases of reference clock and internal clock signal.

SOLUTION: Corresponding to the ratio information supplied from a control circuit 25, an interpolation circuit 24 generates the

internal clock signal of a phase having a transition edge between the transition edge of the first clock signal and the transition edge of the second clock signal. A phase comparator circuit 26 compares the phases of the reference clock signal and the internal clock signal. On the basis of the compared result of the phase comparator circuit 26, a control circuit 25 precisely controls the phase of the internal clock signal by applying the ratio information to the interpolation circuit 24 so as to match the phases of the internal clock signal and the reference clock signal. Control due to the control circuit 25 is continued until the phases are matched.

COPYRIGHT: (C) 2001, JPO